Silicon-on-insulator ͑SOI͒ metal-oxide-semiconductor field-effect transistors ͑MOSFETs͒ are excellent candidates to become an alternative to conventional bulk technologies. The most promising SOI devices for the nanoscale range are based on multiple gate structures such as double-gate ͑DG͒ MOSFETs. These devices could be used for high-frequency applications due to the significant increase in the transition frequency f T for these devices. For low noise radiofrequency and microwave applications, high-frequency noise models are required. In this work, we present compact expressions to model the drain and gate current noise spectrum densities and their correlation for DG MOSFETs. These expressions depend on the mobile charge densities that are obtained using analytical expressions obtained from modeling the surface potential and the difference of potentials at the surface and at the center of the Si doped layer without the need to solve any transcendental equations. Using this model, the DG MOSFET noise performances are studied. The current and noise models can be easily introduced in circuit simulators.
I. INTRODUCTION
The use of low power, low noise devices for future electronic applications is becoming more and more important. Especially, silicon-on-insulator ͑SOI͒ metal-oxidesemiconductor field-effect transistors ͑MOSFETs͒ are excellent candidates to become an alternative to conventional bulk devices. The most promising SOI devices for the nanoscale range are based on multiple gate structures such as the double-gate ͑DG͒, triple gate, or fin-shaped field-effect transistors ͑FinFETs͒, and surrounding gate or gate-all-around ͑GAA͒. DG MOSFET is a very attractive option due to the improvement of the performance in the sub-50 nm gate length, 1 favored by the stronger control of the channel by the gate compared to the single-gate transistor. The draininduced barrier lowering ͑DIBL͒, the threshold voltage rolloff, and the off-state leakage can also be significantly reduced. 2 With the evolution in MOSFET scaling to shorter channel lengths, the high-frequency ͑HF͒ capabilities of the transistor have reached into the gigahertz regime so that rf circuit applications have been steadily growing. 3 In addition, new application markets in the microwave and millimeter wave regions have emerged.
For these features, the development of accurate and Computer Aided Design ͑CAD͒ compatible compact models are needed. 3, 4 Although several theoretical, process, and physics-based analyses have been reported related to the dc properties of the undoped devices, [5] [6] [7] [8] the limitation or degradation of the HF and noise characteristics along the downscaling of the channel length has only been described by a few authors. [9] [10] [11] [12] At HF, the MOS transistor noise is mainly dominated by thermal noise ͑also called Johnson noise or Nyquist noise͒ coming from the channel. 12 The term thermal is due to the origin of this noise, which can be traced to the random thermal motion of carriers in the channel. Accurate noise modeling is a prerequisite for the application of advanced MOSFET technologies to low noise rf design. 3, 4 In previous papers, [9] [10] [11] we presented an analytical method for rf and noise model applied to DG SOI Metal Semiconductor Field Effect Transistor ͑MOSFET͒ devices. These analyses are based on the segmentation method. In the segmentation method or active transmission line analysis, the channel is split into channel sections or slides. The smallsignal parameters and noise source expressions for each channel section can be derived from basic semiconductor equations. This method was used for noise modeling in other devices such as MESFETs, 13 High Electron Mobility Transitors ͑HEMTs͒, 14 MOSFET, Single Gate ͑SG͒ SOI, 9,15 DG MOSFETs, 9-11 GAA, 11, 16 and FinFETs. 17 The application of this method will be used to describe the small-signal and noise equivalent circuit. Although this analysis could be done using circuit analysis techniques 9 that are implemented in standard microwave circuit simulators, it would be time consuming due to the large number of circuit elements to be analyzed. Hence, compact analytical expressions for the spectral noise densities are preferred for implementation in commercial circuit simulators.
In this paper, we present compact analytical expressions to model the gate and drain current noise spectrum noise densities and their correlation in short-channel symmetric DG MOSFETs. These expressions depend on the mobile charge density and the drain current. We use here the coma͒ Electronic mail: antonioramon.lazaro@urv.cat. Tel.: ϩ34977558668. FAX: ϩ34977559605.
pact model for symmetric doped double-gate ͑SDDG͒ MOSFETs ͑Ref. 18͒ in order to obtain the analytical expressions for charge and current. In this model, the mobile charge density is calculated using analytical expressions obtained from modeling the surface potential and the difference of potentials at the surface and at the center of the Si doped layer without the need to solve any transcendental equations. In addition, this model could be applied to channel doped DG MOSFETs, 19 including short-channel effects. The compact analytical expressions obtained for different noise magnitudes will be compared with the results obtained with the segmentation method. Finally, using the possibilities of the analytical expressions, the compact noise model will be applied to analyze the HF noise performance of these devices and some trends related to their variation with the downscaling will be provided. In this section, the noise properties of the devices are discussed.
II. NOISE MODEL

A. Local noise sources and equivalent noise sources
The DG transistor structure under analysis is shown in Fig. 1 , where N a is the uniform acceptor concentration in the silicon layer with thickness equal to t Si ; t ox is the equivalent gate dielectric thickness; and L is the channel length. The transistor is symmetrical, with both gates connected together at V G . Several noise sources must be considered. The first source is the thermal noise due to parasitic access resistances R G , R S , and R D . Although the noise introduced by these resistances, especially R G , has a great impact on the final noise factor, their noise contribution is easily modeled using the Nyquist theorem. The other noise sources arise from the intrinsic transistor. The intrinsic contribution is modeled using two correlated current noise sources, i g and i d ͑admittance representation͒. They include the effect of diffusion noise and flicker noise in the channel, induced-gate noise, and shot noise. In principle, flicker noise is a low-frequency noise and it mainly affects the low-frequency performance of the device, so it can be ignored at very HF. However, the contribution of the flicker noise should be considered in designing some radiofrequency circuits such as mixers, oscillators, or frequency dividers that upconvert the low-frequency noise to higher frequency and deteriorate the phase noise or the signal-to-noise ratio. Channel resistance and all terminal resistances contribute to the thermal noise at HF, but typically the channel resistance dominates in the contributions of the thermal noise from the resistances in the device. Inducedgate noise is generated by the capacitive coupling of local noise sources within the channel to the gate, and usually it plays a more important role as the operation frequency goes much higher than the frequency at which channel thermal noise dominates. With the decrease in the oxide thickness due to gate downscaling, the dc tunneling gate current flowing through the oxide in the gate is increasing. This gate current produces an increase in noise due to the shot noise current. 9 In this paper, we will focus on the modeling of the thermal channel noise, the induced-gate noise, and the correlation coefficient.
Lets us consider a nonuniform channel as shown in Fig.  2 . The channel is split into channel sections or slides, and the small-signal and noise source for each channel section can be derived from semiconductor equations. The local equivalent circuit ͑Fig. 2͒ for each channel slide is composed of the gate-to-channel capacitance, the transconductance, and the channel resistance ͑or conductance͒. Diffusion noise and gate shot noise can be incorporated into the model by adding two current noise sources for each slide. The local equivalent circuit elements can be obtained from linearizing the current at any channel position x, resulting in the current continuity equation
where g = WQ and W, , and Q are the channel width, mobility, and inversion charge density, respectively. The mobility depends on the electric field E =−dV / dx and g depends on the channel potential V͑x͒ and the dV / dx. The local equivalent circuit elements for a channel slide between x and x + ⌬x are given as
where V gc ͑x͒ = V g − V͑x͒ is the gate-to-channel potential and For HF noise analysis, the channel diffusion noise source and the gate shot noise for each slide are introduced.
Modeling the channel thermal noise of a MOSFET has been an active area of research in recent years. [20] [21] [22] [23] The method to calculate the local noise source due to the carrier fluctuation caused by the diffusion noise in nonequilibrium is to introduce an Einstein-like relationship between the differential mobility and diffusion coefficient [24] [25] [26] 
where D is the nonequilibrium noise diffusivity, T n is the noise temperature, and d is the differential mobility
For the typical values of the inversion carrier density in the inversion layer, we can consider that the channel is not degenerated, and the velocity distribution is heated Maxwellian. [24] [25] [26] Under this assumption, following Ref. 24 the noise temperature T n becomes equal to the carrier temperature T e , and the spectral current density can be written as
Under high channel electric fields, the temperature of electrons in the channel can rise above the lattice temperature. This effect can increase the thermal noise of the device. 20 However, in the drift-diffusion models, an analytical relationship between T e and the lateral field E͑x͒ must be used. One of the more challenging aspects of including the effect of T e in the noise model is finding a good model for the electron temperature. A prevalent model in literature expresses the electron mobility as a function of the temperature as follows:
Mobility can also be represented as a function of the electric field
Equating Eqs. ͑7͒ and ͑8͒ and solving for T e / T L give
. ͑9͒
For p = 1 and p = 2, Eq. ͑9͒ shows that electronic temperature has a quadratic dependence for high electric fields.
The analysis of the active transmission line ͑Fig. 2͒ using the admittance method gives the small-signal admittance matrix and its noise correlation matrix. 9 Alternatively, the analysis could be performed using a standard microwave circuit simulator; however, the analysis is time consuming due to the large number of circuit elements. For the compact modeling of the noise, three methods are usually applied: ͑1͒ an equivalent circuit approach, ͑2͒ the impedance field method, or ͑3͒ the Langevin or Klaasen-Prins ͑KP͒ method. Reference 28 shows that the three methods are equivalent and the same final expression for the current noise densities and correlation coefficient was obtained. Thus, the compact modeling methods could be considered as an analytic analysis technique of the active transmission line.
Assuming that the local noise source is spatially uncorrelated and is the angular frequency, the drain and gate spectral densities and the correlation matrix are obtained using the following expressions:
where
and the corrected length L c is given by
The power spectral density for the local noise source is given by
B. Charge and dc models
In order to calculate the integrals with respect to the potential in Eqs. ͑10͒-͑12͒, we will obtain a relation between the mobile channel charge Q and the channel potential V at each channel point x. The electric field at the surface of the silicon layer E s is calculated using Poisson's equation. The following expression is obtained for E s as a function of the potential at the surface, S , and at the center of the layer, 0 ,
͑16͒
where t = kT / q is the thermal potential, k is the Boltzmann constant, q is the electron charge, T is the temperature in kelvin, S is the silicon dielectric permittivity, and F is the Fermi potential. In Ref. 19 , using a detailed numerical calculation, an empirical expression for the difference of potentials S − 0 as a function of the potential difference V G − V was found. The surface electric field is analytically calculated using the Lambert function. The charge carrier concentration q n along the channel Q normalized to C ox t is determined through the following relation with the surface electric field at each interface:
with
where t s is the silicon thickness and C ox is the oxide capacitance, C ox = ox / t ox . For the typical operating voltage range in this type of transistors, the following relation can be applied:
͑19͒
Using Eq. ͑19͒, the channel charge can be integrated. Then, the drain current taking into account the velocity saturation and short-channel effects is given by Eq. ͑37͒ in Ref. 18 as
where q S and q D represent the normalized charge q n evaluated at the source q n ͑V =0͒ and at the effective drain voltage q n ͑V = V D eff ͒, respectively, and L e = L − ⌬L, where ⌬L is the channel length modulation in the saturation region given by Eq. ͑36͒ in Ref. 18 .
C. Compact expressions
Conventional compact models use the mobilitylongitudinal field relation ͑8͒ with p = 1; however, for an accurate description of the velocity saturation, we will use p = 2, as used in the SDDG model. Using the mobility model ͑8͒ with p = 2, we obtain the following expression for the channel per unit length conductance ͑1͒:
with g 0 = WQ͑V͒ S = 2WC ox t S q n ͑V͒. ͑22͒
From Eqs. ͑13͒ and ͑15͒, we obtain
According to Ref. 21 , the contribution of the velocity saturation region to the output noise current is negligible as the carriers in that region travel at their saturation velocity v sat and they do not respond to the fluctuations of the electric field caused by the voltage noise in that region. 21 Thus, integrals ͑10͒-͑12͒ and ͑14͒ must be integrated up to the saturation channel voltage or the effective voltage 18 V D eff and L in Eq. ͑14͒ must be replaced with L e in short-channel devices to take into account the channel length modulation effect.
Substituting the expression of dV ͑19͒ in Eq. ͑25͒, the following compact expression for the drain noise spectral density is obtained:
͑27͒
Substituting Eq. ͑8͒ in Eq. ͑1͒, the following relations for the conductance and corrected conductance are found:
where q a is defined as
Before evaluating the gate spectral density ͑11͒ and the cross spectral density ͑12͒, we need to calculate the integral
where we used expression ͑19͒ to perform a change in variables to integrate with respect to the normalized charge q n . A and B are defined using the functions q S and q D as
͑33͒
Using Eq. ͑31͒ the following compact analytical expressions for Eqs. ͑12͒ and ͑13͒ are found:
and the functions C, D, and E are defined as
The cross noise spectral density is calculated by
Finally, the gate and cross spectral densities are given by
These expressions depend on the drain current I D , and expressions A, B, C, D, and E, which are functions of q S and q D . The length L c is given by expression ͑14͒. Using Eqs. ͑21͒, ͑28͒, and ͑29͒, L c is given by
and
Although the spectral densities ͑26͒, ͑41͒, and ͑42͒ allow circuit simulators to analyze noise performances, in order to compare different devices, some noise parameters have been proposed in literature for MOSFETs. Following Van der Ziel notation, 20 the drain current noise spectrum density is expressed as
where 4kT L g ds0 is the current noise spectrum associated with a conductance g ds0 at temperature T L . In the case of a MOS-FET, however, since a channel conductance g ds depends on a bias voltage, g ds is fixed to the value obtained when V DS =0 ͓g ds0 = g ds ͑V DS =0͔͒. The noise excess factor ␥ is used to evaluate the characteristics of the thermal noise. For V DS =0, ␥ = 1 because the channel is like a conductance of value g ds0 . In the case of a long channel, it has been found experimentally and theoretically that 2 / 3 Յ ␥ Յ 1 in a linear region and ␥ converges to 2/3 in the saturation region.
As mentioned above, the physical origin of the inducedgate noise ͑S ig 2 ͒ is the capacitive coupling of the channel conductance to the gate capacitance. Based on this assumption, Van der Ziel 20 derived a simple expression
where C gs is the gate-source capacitance. The expression is valid in the saturation region for frequencies below 1/3 of the cut-off frequency f T and this frequency range is sufficient for most real applications of the device. Theoretically, the gate excess noise factor, ␤, tends to 4/3 and the imaginary part of coefficient Im͑C͒ tends to 0.4 in saturation for the case of long-channel MOSFETs.
III. RESULTS AND DISCUSSION
In order to verify the compact expressions presented in Sec. II, we have compared the drain and gate current noise spectral densities, and the imaginary part of correlation coefficient calculated using the segmentation method and the compact model SDDG. Figure 3 shows the results as a function of drain voltage, for a long-channel ͑L =1 m͒ case Compact MOSFET noise models are mostly based on the conventional KP method. The main difference between the improved KP method and the equivalent circuit is that the conventional KP method neglects the lateral nonuniformity of the mobility along the channel. 3 In conventional KP method, the drain spectrum density is calculated as Eq. ͑25͒ with g c = g and L c = L ͑or the effective length L e in the shortchannel case͒ as follows:
Following a similar procedure, integral ͑48͒ could be analytically calculated as function of q S and q D using Eq. ͑19͒. Figure 4 compares the results obtained using the segmentation method, the compact analytical model SDDG, and the analytical model using conventional KP approach ͑48͒ for a SDDG MOSFET with L = 0.5 m and V DS =2 V. A good agreement between the three methods is obtained for low drain currents. When V GS is increased, g differs more from g 0 , thus Eqs. ͑48͒ and ͑25͒ produce different results. Moreover, when the gate length L c decreases, it differs from the effective length L e . Figure 5 shows the normalized corrected length L c / L e , which tends to 1 in linear region and increase with channel length reduction. As a conclusion the noise model based on the conventional KP method is not a good approach to model channel noise for short-channel devices.
The bias behavior of excess noise factors and correlation coefficient for different channel lengths are shown in the next figures. Now, we consider transversal field mobility degradation and velocity saturation. Figures 6-8 show the drain and gate excess noise factors, and the imaginary part of the correlation coefficient as a function of drain voltage t S =34 nm, t ox = 2 nm, and V GS = 1 V, respectively ͓calcu-lated by Eqs. ͑26͒, ͑41͒, and ͑42͔͒. These effects introduce some changes with respect to the classical Van der Ziel 20 long-channel MOSFET model. Due to the velocity saturation effect, V DSsat is smaller as the channel length scales down at high gate voltages, which results in the slight increase in thermal noise compared to that of the long channel as shown in Fig. 6 . This result is in good agreement with the trend determined experimentally in a single-gate MOSFET. 3 The ␥ factor tends to 1 for V DS = 0 and its value increases steadily with the drain bias in the saturation regime, which is attributed to the channel length modulation effect 21, 22 through the corrected length L c , the potential distribution, and the related mobility distribution along the channel. 29 Such increase becomes more critical for devices with smaller channel lengths, because the channel length modulation has larger effects for the short-channel devices. This bias behavior had been found in experimental results for single-gate MOSFETs. 22, 29 In Fig.  7 , the ␤ factor tends to 4/3 for the long-channel case and increases with the reduction in L. Figure 8 shows our simulation results of the imaginary part of the correlation coefficient. They are slightly smaller than the value 0.4 for the long-channel case, and reduce to zero at V DS = 0. This coefficient decreases with channel length reduction.
For DG transistors with t S = 34 nm and t ox = 2 nm, Figs. 9-11 give the drain and gate excess noise factors and the imaginary part of the correlation coefficient as a function of gate voltage, at a fixed drain voltage of 2V. The drain excess noise factor ␥ increases with the gate voltage for all channel lengths ͑Fig. 9͒. The gate excess noise factor ␤ ͑Fig. 10͒ is found to depend strongly on the gate voltage for shortchannel devices and it can exceed the value of the longchannel case considerably. The behavior of the imaginary part of the correlation coefficient as a function of gate voltage is the same for all channel lengths ͑Fig. 11͒. However, it decreases with the reduction in the channel length.
IV. CONCLUSIONS
In this paper we present a compact analytical noise model using the new compact analytical model for shortchannel SDDG MOSFETs, which considers doped silicon layer in a wide range of doping concentrations and shortchannel transistors. We have developed a compact model for the channel noise, the induced-gate noise, and the crosscorrelation noise between drain and gate noises, based on the improved KP approach. This method had been found equivalent to an equivalent circuit approach, and the impedance field method. The expressions obtained are analytical and they depend on the mobile charge at the source and drain ends of the channel.
The noise compact model calculations are compared with the values obtained using the segmentation method, where the active transmission line is analyzed using circuital nodal analysis. The good agreement obtained between both methods validates the analytical expressions presented. When we do not consider transversal field mobility degradation, the values of the excess noise factors and correlation coefficients predicted in the long-channel SG MOSFETs by the Van der Ziel 20 model are obtained. Moreover, the compact noise model reproduces the measured noise bias behavior for any gate length found for SG MOSFETs in literature, without the need of additional parameters. Therefore, the proposed noise model is very promising for being used in circuit simulators with DG MOSFETs. 
